Next:
Overview
Up:
Image Subsystem Engine -
Previous:
List of Figures
List of Tables
Physical Memory Configuration for FLASH Memory
Memory Control Configuration for FLASH Memory
DRAM Configuration
Memory Configuration for Misc. Registers
ISE_CONTROL
Register Bits
ISE_STATUS
Register bits
i960RP Configuration Registers
Registers for Configuration Cycles
SISR Bit Assignment
Header P1
Jumper Block JP1
Jumper Block JP6
ISE Device ID Assignment
IMC Configuration Space
Image Memory Controller Registers (BAR1)
Stephen Williams
Wed Mar 12 23:32:37 PST 1997
